top of page
.png)
Connect the Xilinx SDK to the TCF Agent Running on a Target Running a PetaLinux BSP
This post shows how to connect the Xilinx SDK to the TCF Agent running on a target running a PetaLinux BSP. Assumptions These steps...
A Fix for "ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost."
This post shows you a fix for ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost. Targets(s) ",...
Running "Hello World" on the Ultra96-V2's PMU
Before performing these steps, its required that the following tutorials have been followed and completed. Runnng Barebones Apps on the...
Running "Hello World" on an Ultra96-V2's R5 Processor
Before performing these steps, its required that the following tutorials have been followed and completed. https://www.centennialsoftware...
Links to Run Bare-Metal Apps on the Ultra96-V2's Cortex A53 processor
There is a set of tutorials that is a good starting point for getting your Ultra96-V2 up and running. The tutorials are at ...
A Dummies Guide to Ultra96-V2 Initial Setup (No License Key Required)
This guide is meant to supplement the excellent "Ultra96-V2 Hardware and Tools Initial Setup" blog entry by Brian Davis, which will be...
Ultra96-V2 Hardware and Tools Initial Setup
If you do not already have an Avnet Account - create one. The Ultra96-V2 is an Avnet product. Order (3) components from Avnet to have a...
2018.2.2 Xilinx Linux Dev for the ZC706 on Win7 SP1 via VirtualBox 6.0.10
These instructions help you install all the components to do Linux development for the ZC706 (containing a XC7Z045 FFG900 – 2 SoC,...
Can't Boot to a Login, the Linux Kernel Appears to Hang at: bootconsole [earlycon0] disabled
This post provides a quick solution to a problem you may see booting the Linux kernel built using PetaLinux Tools 2018.2 on the Zynq-7000...
Create a BOOT.bin, Program an SD Card and Boot a ZC706 using Windows 7
This post shows you how to create a BOOT.bin with a Hello World bare-metal application and a bitstream created in [Run Hello World on a...
ZC706 Unboxing
This post shares pictures of everything in the ZC706 Evaluation Kit from Xilinx. The box: The box opened: Removing the ZC706 from the...
Xilinx BSP Documentation
This post lists a link to Xilinx's "BSP documentation." It also lists links to the "embeddedsw" git where all of the "standalone code" is...
Why do I need to run "Create HDL Wrapper..."
This post lists why a Vivado IP integrator a block diagram must be wrapped in an HDL wrapper, short answer: "because a BD (block design)...
Vivado Constraint Wizard Step-by-Step
This post presents how to run the Vivado constraint wizard step-by-step. It presents steps from the Xilinx Quick Take video @ [link] +...
Notes on the "Using the Vivado Timing Constraint Wizard" QuickTake Video from Xilinx
This post lists notes on the "Using the Vivado Timing Constraint Wizard" QuickTake Video from Xilinx. It includes info highlights, links...
Zynq-7000 + AXI Slave with Interrupt Hello World on a ZC702
This post lists step-by-step instructions for creating an AXI slave with an interrupt using Vivado HLS, integrating the slave into a...
Zynq-7000 + AXI Slave Hello World
This post shows how to create a Xilinx Zynq-7000 + AXI slave in Vivado 2018.2 and read/write the AXI slave from the ARM9 of the Zynq-7000...
Set up the JTAG and Serial Port on the ZC702
This post shows you how to connect the JTAG and serial port of the ZC702, where to get the USB-to-serial port driver and how to configure...
Run Hello World on a ZC702
This post shows how run Hello World on a Xilinx ZC702. It covers: creating a design in Vivado, exporting the design to the SDK and...
Xilinx SDK Internal Error: The folder "C:\....\.metadata" is read-only
This post discusses the Xilinx SDK Internal Error: The folder "C:\....\.metadata" is read-only. Quick Workaround Remove spaces in your...
Getting Started with Vivado High-Level Synthesis Transcript
This is a transcript of the Xilinx Quick Take video Getting Started with Vivado High-Level Synthesis at [link]. Transcript Hello and...
Xilinx's "Creating an AXI Peripheral in Vivado": Transcript, Screenshots & Commentary
This post presents a transcript + screenshots of "Creating an AXI Peripheral in Vivado" from Xilinx. It is intended to reinforce learning...
Zynq-7000 QSPI Flash Support Guide from Xilinx
This post lists links to a QSPI Flash Support Guide for Zynq-7000 that Xilinx released. It also presents a link to the guide in case the...
What Should the Board Trace Delay Be if the Clock and Data Traces have the same Length?
A good post about what board trace delay should be if the clock and data traces have the same length. "board trace delay in source...
bottom of page