FSBL Creation and Source Debug in Xilinx Vitis 2019.2
This post demonstrates how to create and debug a ZCU102 FSBL and FSBL BSP using Xilinx's 2019.2 Vitis, previously known as the Xilinx...
top of page
Search
Nov 16, 20217 min read
How to Create an App in 2019.1 PetaLinux and How that App's Recipe Is Found
This post shows how to create an app using Xilinx's PetaLinux 2019.1 and how to find how the app is found by Yocto 2.6.1.
Nov 13, 20212 min read
How to Setup SSH to a Target Behind a Host
This post lists the commands to ssh to a target (<tgt>) behind a host (<hst>) from Linux (<lnx>). Its written as a reference. Replace...
Oct 12, 20211 min read
What port is the tcf-agent listening on?
This post shows how to check what port the tcf-agent is listening on. Commands were run on a ZCU102 booting a 2019.1 PetaLinux built...
Oct 6, 20211 min read
Show Whitespace in the 2019.1 Xilinx SDK
This post shows how to show whitespace characters in the 2019.1 Xilinx SDK. 1. Click a file 2. Right-click on the file in the editor 3....
Sep 16, 20211 min read
Enable 2019.1 Xilinx SDK BSP Symbols
This post shows how to enable symbols in a 2019.1 Xilinx BSP. Remember! You can enable syms in the fsbl or the fsbl_bsp, but not both....
bottom of page